MEMORY cmos 2 M × 8 BIT HYPER PAGE MODE DYNAMIC RAM

MB81V17805B-50/-60/-50L/-60L

CMOS 2,097,152 × 8 Bit Hyper Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB81V17805B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 8-bit increments. The MB81V17805B features a "hyper page" mode of operation whereby high-speed random access of up to 1024 × 8 bits of data within the same row can be selected. The MB81V17805B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17805B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB81V17805B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17805B are not critical and all inputs are LVTTL compatible.

PRODUCT LINE & FEATURES

	Paramete	-		MB81V	17805B			
	Faramete		-50	-50L	-60	-60L		
RAS Access	RAS Access Time			s max.	60 ns max.			
Random Cyc	le Time		84 ns	s min.	104 n	s min.		
Address Acce	ess Access Time		dress Access Time 25 ns max. 30 ns m			30 ns max.		
CAS Access	Time		13 ns	s max.	15 ns	s max.		
Hyper Page N	Page Mode Cycle Time		20 ns	s min.	25 ns	s min.		
	Operating	Current	468 m ^v	W max.	396 m ^v	W max.		
Low Power Dissipation	Standby	LVTTL level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.		
2.00.90001	Current	CMOS level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.		


- 2,097,152 words × 8 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 2,048 refresh cycles every 32.8 ms
- Self refresh function (Low power version)
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance
- · Standard and low power versions

PACKAGE



- -28-pin plastic (400 mil) SOJ, order as MB81V17805B-xxPJ
- 28-pin plastic (400 mil) TSOP(II) with normal bend leads, order as MB81V17805B-xxPFTN and MB81V17805B-xxLPFTN (Low Power)

PIN ASSIGNMENTS AND DESCRIPTIONS




Designator	Function
Ao to A1o	Address inputs row : A₀ to A₁₀ column : A₀ to Aҙ refresh : A₀ to A₁₀
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
ŌE	Output enable
DQ1 to DQ8	Data Input/Output
Vcc	+3.3 volt power supply
Vss	Circuit ground
N.C.	No Connection

28-Pin TSOP(II)

(TOP VIEW) <Normal Bend: FPT-28P-M14>

		1 Pin Index	28 27 26 25 24 23 22 21 20 19	V_{SS} DQ_{8} DQ_{7} DQ_{6} DQ_{5} \overline{CAS} \overline{OE} A_{9} A_{7} A_{6}
A10	9 10 11 12 13		20	A ₈



Operation Mode	Clock Input			Address Input		Input/Output Data		Refresh	Note	
•	RAS	CAS WE OE		OE	Row Column		Input	Output		
Standby	Н	Н	Х	Х		—		High-Z	—	
Read Cycle	L	L	Н	L	Valid	Valid		Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	х	Valid	х	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	х	х	х	х	_	High-Z	Yes	tcsĸ ≥ tcsĸ (min)
Hidden Refresh Cycle	H→L	L	H→X	L	Х	х	_	Valid	Yes	Previous data is kept.

FUNCTIONAL TRUTH TABLE

X: "H" or "L"

* : It is impossible in Hyper Page Mode.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-one input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A₀ to A₁₀) are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, eleven row address bits are input on pins A₀-through-A₁₀ and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edges of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of WE or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} ; because WE goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, WE goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUTS

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- t_{RAC} : from the falling edge of RAS when t_{RCD} (max) is satisfied.
- tcac : from the falling edge of CAS when tRCD is greater than tRCD (max).
- taa : from column address input when tRAD is greater than tRAD (max), and tRCD (max) is satisfied.
- tOEA : from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA.
- to EZ: from \overline{OE} inactive.
- torr : from \overline{CAS} inactive while \overline{RAS} inactive.
- torr : from RAS inactive while CAS inactive.
- twez: from \overline{WE} active while \overline{CAS} inactive.

The data remains valid before either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of $1,024 \times 8$ bits can be accessed and, when multiple MB81V17805Bs are used, CAS is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when CAS is inactive until CAS is reactivated.

ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
	*1	Vcc	3.0	3.3	3.6	V	
Supply Voltage	-1	Vss	0	0	0	v	0°C to 170°C
Input High Voltage, All Inputs	*1	Vін	2.0	—	Vss +0.3	V	0°C to +70°C
Input Low Voltage, All Inputs*	*1	VIL	-0.3		0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to A10		5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2	5	pF
Input/Output Capacitance, DQ1 to DQ8	CDQ	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

							Value		
Parameter	Notes		Symbol	Conditions	Min.	Тур.	Ma	ax.	Unit
					IVIII I.	тур.	Std power	Low power	
Output High Voltage		*1	Vон	Iон = -2.0 mA	2.4	_	—	—	V
Output Low Voltage		*1	Vol	lo∟ = +2.0 mA	_	—	0.4	0.4	v
Input Leakage Current (Any Input)		lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq 3.6 \ \text{V}; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ \text{V}; \\ \text{Vss} = 0 \ \text{V}; \ \text{All other pins} \\ \text{not under test} = 0 \ \text{V} \end{array}$	-10		10	10	μA	
Output Leakage Current		DO(L)	$0 V \le V_{OUT} \le 3.6 V;$ 3.0 V $\le V_{CC} \le 3.6 V;$ Data out disabled	-10	_	10	10		
Operating Current (Average Power	*2	MB81V17805B -50/50L		RAS & CAS cycling;			130	130	mA
Supply Current)		MB81V17805B -60/60L		t _{RC} = min.			110	110	
Standby Current		LVTTL Level		RAS = CAS = VIH			1.0	1.0	mA
(Power Supply Current)	*2	CMOS Level	ICC2	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 V$			500	150	μΑ
Refresh Current#1	*2	MB81V17805B -50/50L	_	$CAS = V_{H}, RAS cycling;$			130	130	
(Average Power Supply Current)	*2	MB81V17805B 60/60L	Іссз	$t_{RC} = min.$		_	110	110	mA
Hyper Page Mode	*2	MB81V17805B -50/50L		RAS = V⊾, CAS cycling;			100	100	m۸
Current	~2	MB81V17805B -60/60L	Icc4	the = min.	_	_	90	90	mA
Refresh Current#2	*2	MB81V17805B -50/50L		RAS cycling;			130	130	
(Average Power Supply Current)	Z	MB81V17805B -60/60L	Icc5	CAS-before-RAS; trc = min.	_	_	110	110	mA
Battery Backup Current	MB81V178 -50/60			$\begin{array}{l} \hline \textbf{RAS cycling;} \\ \hline \textbf{CAS-before-RAS;} \\ t_{RC} = 16 \ \mu s \\ t_{RAS} = min. \ to \ 300 \ ns \\ \hline \textbf{V}_{IH} \geq V_{CC} - 0.2 \ \textbf{V}, \\ \hline \textbf{V}_{IL} \leq 0.2 \ \textbf{V} \end{array}$		_	1000	_	
(Average Power Supply Current)	*2	MB81V17805B -50L/60L	- Icce	$\begin{array}{l} \hline \textbf{RAS cycling;} \\ \hline \textbf{CAS-before-RAS;} \\ t_{\text{RC}} = 64 \ \mu \text{s} \\ t_{\text{RAS}} = \text{min. to 300 ns} \\ \hline \textbf{V}_{\text{IH}} \geq V_{\text{CC}} - 0.2 \ \text{V}, \\ \hline \textbf{V}_{\text{IL}} \leq 0.2 \ \text{V} \end{array}$		_		300	μA
Refresh Current#3 (Average Power Supply Current)		MB81V17805B -50L/60L	Іссэ	RAS = Vı∟, CAS = Vı∟ Self refresh;				250	μΑ

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol		17805B /50L	MB81V -60/	17805B /60L	Unit
				Min.	Max.	Min.	Max.	
1	Time between Refresh	Std power	tREF	_	32.8		32.8	ms
I		Low power	IREF		128		128	1115
2	Random Read/Write Cycle Time		t RC	84		104		ns
3	Read-Modify-Write Cycle Time		t rwc	114	—	138		ns
4	Access Time from RAS	*6,9	t RAC	_	50		60	ns
5	Access Time from CAS	*7,9	t CAC		13		15	ns
6	Column Address Access Time	*8,9	taa		25		30	ns
7	Output Hold Time		tон	3	—	3	_	ns
8	Output Hold Time from CAS		tонс	3	—	3	—	ns
9	Output Buffer Turn On Delay Time		tоN	0	—	0	—	ns
10	Output Buffer Turn Off Delay Time	*10	toff		13		15	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	13	_	15	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez		13	_	15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	30	—	40	—	ns
15	RAS Pulse Width		tras	50	100000	60	100000	ns
16	RAS Hold Time		t RSH	13	—	15	—	ns
17	CAS to RAS Precharge Time	*21	t CRP	5	—	5	—	ns
18	RAS to CAS Delay Time	*11,12,22	trcd	11	37	14	45	ns
19	CAS Pulse Width		tcas	7		10	_	ns
20	CAS Hold Time		t csн	38	_	40	—	ns
21	CAS Precharge Time (Normal)	*19	t CPN	7		10		ns
22	Row Address Setup Time		t ASR	0		0	_	ns
23	Row Address Hold Time		t RAH	7		10	_	ns
24	Column Address Setup Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		tсан	7		10	_	ns
26	Column Address Hold Time from RAS	5	t ar	18	—	24	—	ns
27	RAS to Column Address Delay Time	*13	t RAD	9	25	12	30	ns
28	Column Address to RAS Lead Time		t RAL	25		30		ns
29	Column Address to CAS Lead Time		t CAL	18	_	23	—	ns
30	Read Command Setup Time		trcs	0	_	0	_	ns

No.	Parameter	Notes	Symbol		/17805B /50L	MB81V -60	Unit	
			-	Min.	Max.	Min.	Max.	
31	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	tясн	0		0	_	ns
33	Write Command Setup Time	*15,*20	twcs	0	_	0	—	ns
34	Write Command Hold Time		twcн	7	_	10	—	ns
35	Write Command Hold Time from RAS		twcr	18	—	24	—	ns
36	WE Pulse Width		t wp	7		10		ns
37	Write Command to RAS Lead Time		t RWL	13	_	15		ns
38	Write Command to CAS Lead Time		tcwL	7		10		ns
39	DIN Setup Time		tos	0		0		ns
40	DIN Hold Time		tон	7	_	10		ns
41	Data Hold Time from RAS		t DHR	18	_	24		ns
42	RAS to WE Delay Time	*20	t RWD	65		77		ns
43	CAS to WE Delay Time	*20	tcwp	28		32	_	ns
44	Column Address to WE Delay Time	*20	tawd	40	_	47		ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
46	CAS Setup Time for CAS-before- RAS Refresh		tcsr	0	_	0	_	ns
47	CAS Hold Time for CAS-before-RAS Refresh		t CHR	10		10	_	ns
48	Access Time from OE	*9	t oea		13		15	ns
49	Output Buffer Turn Off Delay from OE	*10	toez	_	13		15	ns
50	OE to RAS Lead Time for Valid Data		t OEL	5		5		ns
51	OE to CAS Lead Time		tcol	5	—	5	—	ns
52	OE Hold Time Referenced to WE	*16	toeн	5	—	5	—	ns
53	OE to Data In Delay Time		toed	13	_	15		ns
54	RAS to Data In Delay Time		t RDD	13	_	15		ns
55	CAS to Data In Delay Time		tcdd	13		15	—	ns
56	DIN to CAS Delay Time	*17	tozc	0	_	0	—	ns
57	DIN to OE Delay Time	*17	t dzo	0	_	0	—	ns
58	OE Precharge Time		toep	5	_	5	—	ns
59	OE Hold Time Referenced to CAS		tоесн	7	_	10	_	ns
60	WE Precharge Time		twpz	5		5	_	ns

No.	Parameter	Notes	Symbol		17805B 50L	MB81V -60/	Unit	
			-	Min.	Max.	Min.	Max.	
61	WE to Data In Delay Time		twed	13	_	15		ns
62	Hyper Page Mode RAS Pulse Width		t rasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time		tнрс	20	_	25	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time		t HPRWC	59	—	69	_	ns
65	Access Time from CAS Precharge	*9,18	t CPA	_	30	_	35	ns
66	Hyper Page Mode CAS Precharge Time		t CP	7	—	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		t RHCP	30		35	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	*20	t CPWD	45		52	_	ns

Notes: *1. Referenced to Vss.


*2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open.


Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc6 is measured on condition that all address signals are fixed steady state.

- *3. An initial pause (RAS = CAS = VH) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_{T} = 2$ ns.
- *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V H (min) and V (max) for measuring timing of input signals. Also, transition time (tτ) is measured between VH (min) and V (max). The output reference levels are VOH = 2.0 V and VOL = 0.8 V.
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig.2 and 3.
- *7. If trcd \geq trcd (max), trad \geq trad (max), and tasc \geq taa tcac tt, access time is tcac.
- *8. If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} t_{CAC} t_{T}$, access time is t_{AA} .
- *9. Measured with a load equivalent to one TTL load and 100 pF.
- *10. tofr, twez, toff and toez are specified that output buffer change to high-impedance state.
- *11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *12. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min).
- *13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing both CAS from "L" to "H").
 - Therefore, if top is long, topa is longer than topa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwp, trwp, tawp and tcpwp are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If tcwp > tcwp (min), trwp > trwp (min), tawp > tawp (min) and tcpwp > tcpwp (min) the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwL, tcwL, traL and tcAL specifications.
- *21. The last CAS rising edge.
- *22. The first CAS falling edge.

To Top / Lineup / Index

MB81V17805B-50/-60/-50L/-60L





If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .


If OE is brought Low after tRAC, tCAC, or tAA (whichever occurs later), access time = tOEA.

However, if either CAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.


To Top / Lineup / Index

MB81V17805B-50/-60/-50L/-60L






In the delayed write cycle, twcs is not satisfied; thus, the data on the DQ pins are latched with the falling edge of \overline{WE} and written into memory. The Output Enable (\overline{OE}) signal must be changed from Low to High before \overline{WE} goes Low (toED + tT + tDs).



DESCRIPTION

The read-modify-write cycle is executed by changing WE from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, OE must be changed from Low to High after the memory access time.



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.




"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H \rightarrow L" or "L \rightarrow H" transition (Address and DQ)

DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.

This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OEA} , whichever one is the latest in occurring.






"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H \rightarrow L" or "L \rightarrow H" transition (Address and DQ)


DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.

This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the latest in occurring.



During one cycle is achieved, the input/output timing apply the same manner as the former cycle.





"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H \rightarrow L" or "L \rightarrow H" transition (Address and DQ)

DESCRIPTION


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.


This operation is performed by strobing in the row address and maintaining RAS at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the latest in occurring.






mode delayed write cycle, \overline{OE} must be changed from Low to High before \overline{WE} goes Low (toED + tT + tDs).









Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Addresses: Bits A₀ through A₁₀ are defined by the on-chip refresh counter.


Column Addresses: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2,048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2,048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2,048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

Parameter	Symbol	MB81V17805B-50/50L		MB81V17805B-60/60L		l Init
		Min.	Max.	Min.	Max.	Unit
Access Time for CAS	t FCAC	—	45		50	ns
Column Address Hold Time	t FCAH	35	_	35	_	ns
CAS to WE Delay Time	trcwd	63	_	70	—	ns
CAS Pulse Width	t FCAS	45	_	50	—	ns
RAS Hold Time	t FRSH	45		50	—	ns
	Access Time for CAS Column Address Hold Time CAS to WE Delay Time CAS Pulse Width	Access Time for CAS tFCAC Column Address Hold Time tFCAH CAS to WE Delay Time tFCWD CAS Pulse Width tFCAS	ParameterSymbolAccess Time for CAStFCACColumn Address Hold TimetFCAHCAS to WE Delay TimetFCWDCAS Pulse WidthtFCAS	ParameterSymbolMin.Max.Access Time for CAStFCACColumn Address Hold TimetFCAH35CAS to WE Delay TimetFCWD63CAS Pulse WidthtFCAS45	ParameterSymbolMin.Max.Min.Access Time for CAStFCAC45Column Address Hold TimetFCAH3535CAS to WE Delay TimetFCWD6370CAS Pulse WidthtFCAS4550	ParameterSymbolMin.Max.Min.Max.Access Time for CAStFCAC4550Column Address Hold TimetFCAH3535CAS to WE Delay TimetFCWD6370CAS Pulse WidthtFCAS4550

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No. Pa	Parameter	Symbol	MB81V17805B-50L		MB81V17805B-60L		Unit
	Falameter		Min.	Max.	Min.	Max.	
74	RAS Pulse Width	trass	100	_	100		μs
75	RAS Precharge Time	trps	84	_	104	—	ns
76	CAS Hold Time	t снs	-50		-50		ns

DESCRIPTION

Note: Assumes Self Refresh cycle only.

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of t_{RASS} (more than 100 μs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tcHs min.. In this time, RAS must be kept "H" with specified tcHs min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.


Restriction for Self Refresh operation ;


For self refresh operation, the notice below must be considered.

- 1) In the case that distributed CBR refresh are operated between read/write cycles
 - Self Refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed within tREF max.
- In the case that burst CBR refresh or distributed/burst RAS only refresh are operated between read/write cycles
 2,048 times of burst CBR refresh or 2,048 times of burst RAS only refresh must be executed before and after Self Refresh cycles.



PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.